All Exams Test series for 1 year @ ₹349 only
Question

The logic families have fan out more than TTL

A. RTL

B. ECL

C. DTL

D. CMOS

Choose the correct answer from the options given below.

This question was previously asked in
UGC NET 2023 Electronic Science Question Paper (13-Dec-2023) (Shift 1)
The correct answer is

B and D only

The question asks which logic families have a fan-out greater than TTL (Transistor-Transistor Logic). Let’s go through the options:

  1. RTL (Resistor-Transistor Logic): RTL typically has a lower fan-out compared to TTL due to its design using resistors which can limit the number of inputs it can drive effectively. Therefore, RTL cannot be the correct answer.
  2. ECL (Emitter-Coupled Logic): ECL is known for its very high speed and high fan-out capabilities, often greater than TTL, due to its differential amplifier structure and very low input impedance. Therefore, ECL is a possible correct answer.
  3. DTL (Diode-Transistor Logic): Like RTL, DTL also typically has a lower fan-out compared to TTL due to the limitations imposed by the series diodes in the input. Therefore, DTL cannot be the correct answer.
  4. CMOS (Complementary Metal-Oxide-Semiconductor): CMOS logic family has a very high fan-out capability compared to TTL. This is because CMOS devices consume power only when switching states, allowing them to drive many inputs with minimal power consumption. Therefore, CMOS is a correct answer.

Thus, the logic families with a fan-out greater than TTL are ECL and CMOS. Based on this analysis, option B ("B and D only") is the correct choice.

Was this answer helpful?

Similar Questions

  1. Arrange in ascending order based on power dissipation the following logic families :

    (i) ECL
    (ii) TTL
    (iii) CMOS

  2. Match the following :

    List – I List – II 
    a. I2Li. XOR
    b. high impedance stateii. non-saturation logic
    c. controlled inverteriii. tristate
    d. ECLiv. bipolar logic

    Codes :

  3. Given that for a logic family :

    (A) VOH is the maximum output high level voltage
    (B) VOL is the maximum input low level voltage
    (C) VIH is the minimum input acceptable input high voltage level
    (D) VIL is the minimum acceptable input low voltage level

    Choose the most appropriate answer from the options given below :

  4. Match the following lists in terms of power dissipation/Gate:

    List – I List – II 
    a. BiCMOSi. 6 mW
    b. ECLii. 2.75 μW
    c. CMOS (AHC)iii. 25 mW to 73 mW
    d. bipolar TTL (F)iv. 17 μw

    Choose the correct answer from the codes given below:

  5. Arrange the following in terms of decreasing order of power dissipation :

    (a) CMOS

    (b) ECL

    (c) TTL

    (d) MOS

    The correct sequence of decreasing order of power dissipation is

  6. For a three state TTL following statements are given :

    (a) It allows to connect outputs directly.

    (b) It allows to connect the inputs directly.

    (c) It is used to decrease the switching time.

    (d) It is used to increase the switching time in order to interface the peripherals for matching the speed with computer.

    Which of the above are correct ?

  7. Match the following in context of Fan out of various families :

    List - IList - II  
    (a) DTL(i) 20
    (b) TTL(ii) 30
    (c) PMOS(iii) 50
    (d) CMOS(iv) 5 to 15

    Codes :

  8. For wired AND connection we should use :

  9. Match the following :

    List - I List - II 
    (a) TTL(i) Consumer maximum power
    (b) ECL(ii) Highest Packaging Density
    (c) NMOS(iii) Least power consumption
    (d) CMOS(iv) Saturated logic

    Codes :

  10. Match the following lists :

    List – I  List – II
    a. IC 7400 i. Quad 2-input NOR gate
    b. IC 7402ii. Quad 2-input AND gate
    c. IC 7408iii. Quad 2-input OR gate
    d. IC 7432iv. Quad 2-input NAND gate

Important Questions from Logic Families

  1. Which of the following pair is correct?

    I. RTL – Saturated bipolar logic family

    II. ECL – Non-Saturated bipolar logic family

  2. Which of the following logic families has the maximum noise margin?
  3. The figure of merit of digital IC is defined as:

  4. Which of the following logic families has the highest packing density?
  5. The figure of merit of logic family is often measured in the unit of: 

Need Expert Advice?
Test Series
UGC NET img
Teaching
UGC NET (Paper 1) 2026 Mock Test Series
476 Tests 1 Tests Free
4.3(72)
English
More Questions from UGC NET

Start Your Preparation with Prepp Mobile App

Download the app from Google Play & App Store
Download the app from Google Play & App Store
Prepp Mobile App