All Exams Test series for 1 year @ ₹349 only
Question

For A to D converters, following statements are given :

(a) It is the process of converting time varying input to discrete output levels.

(b) Flash type A/D conversion are slow in nature.

(c) The quantisation error depends upon the step size of quantisation.

(d) Flash type A/D conversion is a simultaneous conversion.

Which of the above are correct ?

This question was previously asked in
UGC NET 2016 Paper 3 Electronic Science Question Paper (10-Jul-2016)
The correct answer is

(a), (c) & (d)

The question involves the statements related to Analog-to-Digital (A/D) converters. Let's evaluate each statement:

  1. Statement (a): "It is the process of converting time varying input to discrete output levels."
    • This statement is true. A/D conversion involves converting an analog signal, which is continuous in nature, into a digital signal, which is discrete. This is achieved through sampling the analog signal at regular intervals and quantizing it to convert to discrete levels.
  2. Statement (b): "Flash type A/D conversion are slow in nature."
    • This statement is false. Flash A/D converters are known for their speed as they provide simultaneous conversion using multiple parallel comparator circuits. This makes them faster than other types of A/D converters such as successive approximation or integrating converters.
  3. Statement (c): "The quantisation error depends upon the step size of quantisation."
    • This statement is true. Quantization error arises due to the rounding of the value to the nearest available quantization level. The smaller the step size (the difference between levels), the lower the quantization error, as the signal can be represented more accurately.
  4. Statement (d): "Flash type A/D conversion is a simultaneous conversion."
    • This statement is true. In flash A/D converters, multiple comparators are used to compare the input signal against reference voltages simultaneously, which provides instant conversion of the signal to its digital equivalent.

Based on the above analysis, the correct statements are (a), (c), and (d). This corresponds to the correct answer:

(a), (c) & (d)

Thus, the correct option is the second option.

Was this answer helpful?

Similar Questions

  1. In successive approximation converter input to the comparator is through

  2. Assertion (A) : Dual slope (A/D) converter is the most preferred conversion technique employed in most of the digital multimeters.

    Reason (R) : Dual slope (A/D) converter provides high accuracy while at the same time suppresses the HUM effect on the input signal.

  3. Assertion (A) : Dual-slope A/D converter is most preferred A/D conversion approach in digital multimeters.

    Reason (R) : Dual-slope A/D converter provides high accuracy in A/D conversion, while at the same time suppressing the hum effect on the input signal.

  4. A dual slope A to D converter has the following :

    (a) a differentiator

    (b) a comparator

    (c) an integrator

    (d) a binary counter

    Out of above, following is correct :

  5. Assertion (A) : The output of an 8 bit A to D convertor is 80H for an input of 2.5V.

    Reason (R) : ADC has an output range of 00 to FFH for an input range of −5V to +5V.

    Select your answer using the codes given below.

  6. Which of the following A/D convertor is fastest ?

  7. The conversion time for an 8-bit successive approximation ADC which is driven by 1-MHz clock is :

  8. An analog voltage in the range 0 to V volts is to be converted into 3 bit digital output. It is divided into eight intervals. The top and bottom intervals are \(\dfrac{V}{14}\) and the middle six intervals are \(\dfrac{V}{7}\). The maximum quantization error will be :

  9. List – IList – II  
    a. Flash converteri. Integrating type
    b. Successive approximationii. Fastest converter
    c. Counter Rampiii. Maximum conversion Time = N bits
    d. Dual Slopeiv. Uses a DAC in its feedback patd

    Codes :


Important Questions from Analog To Digital Converters

  1. Which is known as flash converter?

  2. A 200 mV full-scale dual-slope analog to digital converter (DS-ADC) has a reference voltage of 100 mV. The first integration time is set as 100 ms. The DS-ADC is operated in the continuous conversion mode. The conversion time of the DS-ADC for an input voltage of 123.4 mV (in ms, rounded off to one decimal place) is

  3. The minimum number of comparators required in a 6-bit flash analog-to-digital converter is ________. (answer in integer)
  4. The number of comparator required for a 5 bit flash ADC is ____________.
  5. In successive approximation converter input to the comparator is through

Need Expert Advice?
Upcoming Exams
MH SET
October 25, 2026
JTET
November 01, 2026
CTET
December 12, 2026
Test Series
UGC NET img
Teaching
UGC NET (Paper 2) 2026 Mock Test Series
796 Tests 2 Tests Free
4.4(36)
English
More Questions from UGC NET

Start Your Preparation with Prepp Mobile App

Download the app from Google Play & App Store
Download the app from Google Play & App Store
Prepp Mobile App