Question
Sequence of steps in 8085 microprocessor interrupt execution :
A. Interrupt acknowledged
B. Program counter content saved
C. Control transfered to ISR
D. Interrupt vector is read
Choose the correct answer from the options given below :
This question was previously asked in
CUET PG 2026 Agri-Business Management Question Paper (25-Mar-2026) (Shift 2)
The correct answer is
A, B, D, C
8085 Microprocessor Interrupt Execution Sequence
Handling an interrupt in the 8085 microprocessor involves a specific order of operations to ensure the current program can be resumed correctly after the interrupt is serviced.
Interrupt Handling Steps
The execution flow for handling an interrupt follows these steps:
- A. Interrupt Acknowledged: The microprocessor first detects and acknowledges the external interrupt signal (like INTR, RST 7.5, RST 6.5, RST 5.5, or NMI).
- B. Program Counter (PC) Content Saved: To allow resuming the interrupted program later, the address of the next instruction in the main program (stored in the Program Counter) is pushed onto the stack.
- D. Interrupt Vector Read: The microprocessor determines the starting address of the Interrupt Service Routine (ISR). For specific interrupts (like RST instructions), the vector is implied. For others (like INTR), an external device provides this information, or an interrupt vector table is consulted.
- C. Control Transferred to ISR: Once the ISR address is known, the microprocessor loads the PC with this address, effectively transferring program control to the Interrupt Service Routine.
Therefore, the correct sequence is A, B, D, C.
Was this answer helpful?
Similar Questions
- Calculate the output voltage of an op-amp for input voltages of $V_{i1} = 150 \mu\text{V}$ and $V_{i2} = 140 \mu\text{V}$. The amplifier has a differential gain of $A_d = 4000$ and the value of CMRR is $100$ :
- For an op-amp having a slew rate of $4\text{ V}/\mu\text{s}$, what is the maximum closed-loop voltage gain that can be used when input signal varies by $0.1\text{V}$ in $10\mu\text{s}$ ?
For the series diode configuration of the given figure, determine $V_D$ and $I_D$.
For the given emitter-bias network, determine the values of $I_C$ and $V_{CE}$. Assume $\beta = 100$.
- Given below are two statements : one is labelled as Assertion (A) and the other is labelled as Reason (R).
Assertion (A) : The gate of a MOSFET is insulated from body of FET by deposition of a very thin fragile layer of $\text{SiO}_2$ over the substrate.
Reason (R) : The device is therefore called an insulated gate field-effect transistor (IGFET).
In the light of the above statements, choose the most appropriate answer from the options given below : - If 8085 microprocessor adds 87H and 79H, then :
- The content of register (B) and register (C) of 8085 microprocessor are 0AH and 0BH. It is desired to multiply the content of register B and register C and store the results in accumulator. A part of 8085 program for this purpose is given as :
MVI A, 00H
LOOP ; _ _ _ _ _
_ _ _ _ _ _ _ _ _
_ _ _ _ _ _ _ _ _
HLT END
A sequence of instructions to complete the program would be : - The sequence of steps performed by microprocessor to fetch the data byte from memory :
A. The byte is placed in the instruction decoder of the microprocessor.
B. The byte from the memory location is placed on data bus.
C. The control unit sends the control signal $\overline{\text{RD}}$ to enable the memory chip.
D. The microprocessor places the 16-bit memory address from program counter on the address bus.
Choose the correct answer from the options given below : - Consider the following statements regarding the 8085 microprocessor :
A. The 8085 is an 8-bit microprocessor.
B. It has a 16-bit address bus, allowing it to access 64 KB of memory.
C. It has 40 pins.
D. It uses a multiplexed address/data bus.
Choose the correct answer from the options given below : - In 8085 microprocessor, which of the following are 2-byte instructions ?
A. MOV C, A
B. MVI A, 32H
C. LDA 2050H
D. JMP 2085H
E. ADD B
Choose the correct answer from the options given below :
Important Questions from Miscellaneous
- Which of the following scheduler/schedulers is/are also called CPU scheduler ?
(A). Short Term Scheduler
(B). Long Term Scheduler
(C). Medium Term Scheduler
(D). Asymmetric Scheduler
Choose the correct answer from the options given below: - A situation where two or more processes are blocked, waiting for resources held by each other is called:
- External fragmentation occurs ________.
- Which disk scheduling algorithm looks for the track closest to the current head position?
- Which CPU scheduling algorithm prefers the process with the shortest burst time?
Need Expert Advice?
Upcoming Exams
GATE
February 06, 2027
Test Series
CUET
CUET PG Psychology (HUQP20) 2026 Mock Test Series
10 Tests
763 Attempts
3.7(15)
English
More Questions from CUET PG
