All Exams Test series for 1 year @ ₹349 only
Question

For the given emitter-bias network, determine the values of $I_C$ and $V_{CE}$. Assume $\beta = 100$.

This question was previously asked in
CUET PG 2026 Agri-Business Management Question Paper (25-Mar-2026) (Shift 2)
The correct answer is
3.32 mA and 5.04 V

To determine the values of \(I_C\) (collector current) and \(V_{CE}\) (collector-emitter voltage) for the given emitter-bias network, we need to follow these steps:

Given Values:

  • \(\beta = 100\)
  • \(V_{BE} = 0.7 \, V\)
  • Supply Voltage \(V_{CC} = 15 \, V\)
  • Resistor values: \(R_1 = 330 \, k\Omega\), \(R_2 = 2 \, k\Omega\), \(R_E = 1 \, k\Omega\)

Step 1: Determine \(I_E\) (Emitter Current)

Using the approximation \(I_E \approx I_C\) (since \(\beta \approx 100\)), we find \(I_E\).

Assuming a voltage across \(R_E\) due to emitter current:

\(V_{E} = I_{E} \times R_{E}\)

Using Kirchhoff's Voltage Law (KVL) in the input loop:

\(V_{CC} = I_{E} \times R_{E} + V_{BE} + I_B \times R_1\) \(15 = I_{E} \times 1k + 0.7 + \frac{I_{E}}{\beta} \times 330k\)

Assuming \(I_B\) is much smaller than \(I_E\), the voltage drop across \(R_1\) can be small, we approximate:

\(I_E \approx \frac{14.3}{331} \approx 43.2 \, mA\)

Step 2: Relate \(I_E\) to \(I_C\)

Since \(I_C \approx \beta I_B\):

\(I_C = \frac{\beta}{\beta+1} \times I_E \approx \frac{100}{101} \times 43.2 \, mA \approx 43.1 \, mA\)

Step 3: Determine \(V_{CE}\)

Using KVL for the outer loop:

\(V_{CC} = I_C \times R_2 + V_{CE} + I_E \times R_E\)

Rearrange and solve for \(V_{CE}\):

\(15 = 43.1 \, mA \times 2k + V_{CE} + 43.2 \, mA \times 1k\) \(V_{CE} = 15 - 86.2 - 43.2 \approx 5.04 \, V\)

Conclusion

The calculated values are \(I_C \approx 43.2 \, mA\) and \(V_{CE} \approx 5.04 \, V\). Matching with the options provided, the correct answer is:

  • 3.32 mA and 5.04 V
Was this answer helpful?

Similar Questions

  1. If 8085 microprocessor adds 87H and 79H, then :
  2. The content of register (B) and register (C) of 8085 microprocessor are 0AH and 0BH. It is desired to multiply the content of register B and register C and store the results in accumulator. A part of 8085 program for this purpose is given as :
    MVI A, 00H
    LOOP ; _ _ _ _ _
    _ _ _ _ _ _ _ _ _
    _ _ _ _ _ _ _ _ _
    HLT END
    A sequence of instructions to complete the program would be :
  3. The sequence of steps performed by microprocessor to fetch the data byte from memory :
    A. The byte is placed in the instruction decoder of the microprocessor.
    B. The byte from the memory location is placed on data bus.
    C. The control unit sends the control signal $\overline{\text{RD}}$ to enable the memory chip.
    D. The microprocessor places the 16-bit memory address from program counter on the address bus.
    Choose the correct answer from the options given below :
  4. Sequence of steps in 8085 microprocessor interrupt execution :
    A. Interrupt acknowledged
    B. Program counter content saved
    C. Control transfered to ISR
    D. Interrupt vector is read
    Choose the correct answer from the options given below :
  5. Consider the following statements regarding the 8085 microprocessor :
    A. The 8085 is an 8-bit microprocessor.
    B. It has a 16-bit address bus, allowing it to access 64 KB of memory.
    C. It has 40 pins.
    D. It uses a multiplexed address/data bus.
    Choose the correct answer from the options given below :
  6. In 8085 microprocessor, which of the following are 2-byte instructions ?
    A. MOV C, A
    B. MVI A, 32H
    C. LDA 2050H
    D. JMP 2085H
    E. ADD B
    Choose the correct answer from the options given below :
  7. Match List - I with List - II.
    List - I
    (Addressing Modes)
    List - II
    (Instruction)
    A. Immediate AddressingI. LDAX B
    B. Register AddressingII. OUT 01H
    C. Direct AddressingIII. MVI B, 37H
    D. Indirect AddressingIV. MOV A, B
    Choose the correct answer from the options given below :
  8. Match List - I with List - II.
    List - IList - II
    (Memory)(Characteristic)
    A. ROMI. Volatile, Fast, Expensive
    B. EPROMII. UV erasable
    C. EEPROMIII. Electrically erasable
    D. SRAMIV. Non-Volatile, permanent data

    Choose the correct answer from the options given below :
  9. Match List - I with List - II.
    List - IList - II
    (Bus/Logic)(Function/Characteristic)
    A. Address busI. Carries read/write signals, timing signals, and interrupt signals
    B. Data busII. A three-state output that can be high, low, or high-impedance
    C. Control busIII. Unidirectional lines used by CPU to point to a memory location or I/O device
    D. Tristate logicIV. Bidirectional lines used for transferring data between the CPU and memory

    Choose the correct answer from the options given below :
  10. The most fundamental physical principle that allows light to be transmitted along the optical fiber without significant loss :

Important Questions from Miscellaneous

  1. Which of the following scheduler/schedulers is/are also called CPU scheduler ?
    (A). Short Term Scheduler
    (B). Long Term Scheduler
    (C). Medium Term Scheduler
    (D). Asymmetric Scheduler
    Choose the correct answer from the options given below:
  2. A situation where two or more processes are blocked, waiting for resources held by each other is called:
  3. External fragmentation occurs ________.
  4. Which disk scheduling algorithm looks for the track closest to the current head position?
  5. Which CPU scheduling algorithm prefers the process with the shortest burst time?
Need Expert Advice?
Upcoming Exams
GATE
February 06, 2027
Test Series
CUET PG img
CUET
CUET PG Psychology (HUQP20) 2026 Mock Test Series
10 Tests
753 Attempts
3.7(14)
English
More Questions from CUET PG

Start Your Preparation with Prepp Mobile App

Download the app from Google Play & App Store
Download the app from Google Play & App Store
Prepp Mobile App