All Exams Test series for 1 year @ ₹349 only
Question

Match the following :

List - I  List - II
(a) Lift OFF(i) Etching
(b) Rant's Rule(ii) Crystal Growtd
(c) Hydrofluoric acid(iii) Packaging
(d) Float zone(iv) Metallisation

Codes :

This question was previously asked in
UGC NET 2015 Paper 1 Question Paper (27-Dec-2015)
The correct answer is

(a)-(iv), (b)-(iii), (c)-(i), (d)-(ii)

Three of the four links are unmistakable, and they fix the fourth by elimination.

(c) Hydrofluoric acid → (i) etching. HF is the one acid that attacks silicon dioxide, converting it to soluble fluosilicic acid while leaving the underlying silicon untouched. That selectivity makes it the standard wet etchant for opening windows in an oxide mask, and it is also why buffered HF is a laboratory staple in device fabrication.

(d) Float zone → (ii) crystal growth. The float-zone method grows a silicon boule by passing a molten zone along a polycrystalline rod held vertically, with no crucible touching the melt. Because the melt never contacts a container, oxygen and other impurities stay out and the resulting crystal is the purest available — which is why float-zone silicon is used for high-voltage power devices and detectors, while cheaper Czochralski silicon serves most ICs.

(a) Lift OFF → (iv) metallisation. Lift-off is the standard way of patterning metal that is hard to etch. A resist is patterned first, the metal is deposited over everything, and dissolving the resist carries away the unwanted metal, leaving the tracks behind. Its natural place in the process flow is the metallisation step.

(b) Rent's Rule → (iii) packaging. Rent's rule is the empirical relation between the number of external pins a block needs and the number of gates it contains:

\(T=t\,g^{p}\)

with the exponent p typically 0.5 to 0.7. Since it predicts pin count, it is a packaging and interconnect law rather than a fabrication one — it tells the designer how many pins a package must provide as circuits grow.

ItemBelongs toCode
Lift offMetallisation(iv)
Rent's rulePackaging(iii)
Hydrofluoric acidEtching(i)
Float zoneCrystal growth(ii)

The order (iv), (iii), (i), (ii) is option 2.

Hence, the correct match is (a)-(iv), (b)-(iii), (c)-(i), (d)-(ii).

Was this answer helpful?

Similar Questions

  1. When silicon dioxide of thickness d is grown, the Silicon consumed is :

  2. Match List - I with List - II.

    List - IList - II  
    (A) Annealing(I) Isolation
    (B) Sealing(II) Doping
    (C) Ion implantation(III) Packing density
    (D) Oxidation(IV) Crystal restoration

    Choose the correct answer from the options given below :

  3. Arrange the following in ascending order based on their diffusivity :

    (A) Boron
    (B) Arsenic
    (C) Antimony
    (D) Phosphorus

    Choose the most appropriate answer from the options given below :

  4. A thin layer of dopant is deposited onto silicon surface with a fixed total amount of dopants QT per unit area. If D is the diffusivity of dopants, then the surface concentration is :

  5. The idea of using diffusion techniques was disclosed in patent by Pfann in the year :

  6. Fick's second law of diffusion in one dimensional form can be expressed as :

  7. The diffusivity determined experimentally over a range of diffusion temperatures can be expressed as :

  8. For a diffused layer that forms a p-n junction an average sheet resistance RS is defined and related to junction depth xj, the carrier mobility μ, and impurity distribution C(x) as :

  9. Match the following :

    List - IList - II  
    (a) Lift - off(i) Fick's Equation
    (b) Dry Etching(ii) PMMA (Poly Methyl Methacrylate)
    (c) Lithography(iii) Bombardment of Plasma
    (d) Diffusion(iv) Structures of Target Material on the Surface of Substrate

    Codes :

  10. What is the name of adhesion promoter used in case of positive photo resist ?


Important Questions from Semiconductor Process Flow

  1. A. For impurity diffusion in semiconductor, concentration gradient is the only essential requirement. 

    B. Annealing is a mandatory step after ion-implantation. 

    C. Wet etching is normally anisotropic 

    D. High temperature is required for the growth of $SiO_2$ because oxidation reaction takes place at high temperature 

    E. Bird's beak formation is a characteristic of LOCOS isolation 

    Choose the correct answer from the options given below:

  2. Arrange the given process steps in sequence for self-aligned gate formation. 

    A. Thermal oxidation to grow gate oxide. 

    B. Polysilicon deposition 

    C. Photolithography using gate mask 

    D. Etching of polysilicon and oxide 

    E. Source/drain diffusion 

    Choose the correct answer from the options given below:

  3. Match the LIST-I with LIST-II
    LIST-ILIST-II
    A. Shallow trench isolation (STI)I. Low static power dissipation
    B. Junction isolationII. High static power dissipation
    C. CMOS technologyIII. High component density
    D. Bipolar IC technologyIV. Low component density
    Choose the correct answer from the options given below:
  4. Given below are two statements: one is labelled as Assertion A and the other is labelled as Reason R 

    Assertion A: Impurity diffusion in semiconductor essentially needs very high temperature. 

    Reason R: Diffusivity of impurity atoms is negligibly small at room temperature. 

    In the light of the above statements, choose the most appropriate answer from the options given below

  5. In particle beam lithography, the resolution depends upon :
Need Expert Advice?
Upcoming Exams
MH SET
October 25, 2026
JTET
November 01, 2026
CTET
December 12, 2026
Test Series
UGC NET img
Teaching
UGC NET (Paper 2) 2026 Mock Test Series
796 Tests 2 Tests Free
4.4(36)
English
More Questions from UGC NET

Start Your Preparation with Prepp Mobile App

Download the app from Google Play & App Store
Download the app from Google Play & App Store
Prepp Mobile App