All Exams Test series for 1 year @ ₹349 only
Question

If SS = 3000 H and SP = 2000 H in 8086 microprocessor, in which memory addresses the contents of BL and BH are stored respectively, when PUSH BX instruction is executed.

This question was previously asked in
UGC NET 2023 Paper 1 Question Paper (22-Jun-2023) (Shift 2)
The correct answer is

31FFEH, 31FFFH

The problem involves understanding how the stack operations work in the 8086 microprocessor. Specifically, we are asked to determine the memory addresses where the contents of the BL and BH registers are stored when the PUSH BX instruction is executed.

Understanding PUSH Operation

When a PUSH instruction is executed on a register, the contents of the register are pushed onto the stack. In an 8086 microprocessor, the stack grows downward (from higher to lower memory addresses). The stack segment (SS) register points to segment, and the stack pointer (SP) register contains the offset within that segment.

Calculating Initial Address

  • The segment address = \(SS \times 16 = 3000 \, H \times 16 = 30000 \, H\).
  • The initial stack pointer (SP) = 2000H.

Hence, the initial stack top address = \(30000 \, H + 2000 \, H = 32000 \, H\).

Effect of PUSH BX

  • The PUSH operation first decrements the SP by 2 to make space for the register contents.
  • The contents of the higher byte (BH) are pushed to the memory address where SP points to, then SP is decremented again to push the lower byte (BL).

Determining New SP and Addresses

  1. After the first decrement, SP = 1FFEH.
  2. The content of BL is stored at address \(32000 \, H - 02 = 31FFE \, H\).
  3. Next, the SP is decremented again to 1FFCH (since PUSH decrements SP by two bytes for the next byte).
  4. The content of BH is stored at address \(32000 \, H - 04 = 31FFF \, H\).

Conclusion

Thus, the addresses where BL and BH are stored respectively after the PUSH BX operation are 31FFEH and 31FFFH. Hence, the correct answer is:

31FFEH, 31FFFH

Was this answer helpful?

Similar Questions

  1. In an 8086, AL = 19 BCD & BL = 36 BCD prior to execution of following example

    ADD AL, BL

    DAA

    What will be content of AL after execution of the example ?

  2. The BIU of 8086 contains 16 bit segment registers. What is the width of address sent out by BIU of 8086 miocroprocessor?

  3. Loop 1 : MOV A, P1

    MOV P2, A

    JNB P3.3, Loop1

    The program does the following

  4. In 8051 micro controller

    A. INT0 and INT1 pins are normally low

    B. Timer1 Interrupt Flag is auto cleared after occurrence

    C. Serial interrupt is auto cleared after occurrence

    D. Timer 0 Vector location is 000B H

    Choose the correct answer from the options given below:

  5. In 8086

    A. The stack memory is a FIFO (First In First Out)

    B. The JMP instruction cannot be prefixed with segment override prefix

    C. SAHF and POPF instructions affect the flag register

    D. DAS instruction cannot be used for 8 bit operations.

    Choose the correct answer from the options given below :

  6. In 8051

    A. INT0 and INT1 can be made edge triggered by programming TCON

    B. On reset serial communication interrupts has highest priority

    C. Upon reset all interrupts are enabled

    D. Only one interrupt is set aside for serial communication.

    Choose the correct answer from the options given below:

  7. Match List I with List II in 8086 Micro processor

    LIST I LIST II
    A. Direct memory addressing data memoryI. MOV [SI], 2500 H
    B. Immediate AddressingII. PUSHF
    C. Flag ManipulationIII. RET
    D. Control transferIV. MOV BX, [2000 H]

     

    Choose the correct answer from the options given below:

  8. Arrange following interrupts in order of polling (checking interrupt conditions) after every instructions.

    A. Serial Interrupt

    B. External 1 Interrupt

    C. Timer 1 Interrupt

    D. External 0 Interrupt

    Choose the correct answer from the options given below :

  9. Given below are two statements : one is labelled as Assertion A and the other is labelled as Reason R

    Assertion A : Some instruction read the contents of an internal port latch instead of reading the status of an external pin.

    Reason R : We must not make a distinction between reading the status of the input pin and internal latch of the output port.

    In the light of the above statements, choose the most appropriate answer from the options given below :

  10. The ALE line of an 8085 microprocessor is used to


Important Questions from Microprocessors

  1. An 8086 address bus is a/an _____ -bit bus

  2. Program counter for any counter:

  3. In the pin out configuration of the 8085 microprocessor, the sequential input data is represented by

  4. Which of the following functions is not performed by a microprocessor?

  5. Match the columns.

    Pin

    Description

    a. D 0-D 7

    1. Reset Input

    b. RESET

    2. Data Lines

    c. A 0,A 1

    3. Internal Address

Need Expert Advice?
Test Series
UGC NET img
Teaching
UGC NET Library and Information Science 2024 - 2025 Mock Test Series
66 Tests 4 Tests Free
791 Attempts
4.4(17)
English, Hindi
More Questions from UGC NET

Start Your Preparation with Prepp Mobile App

Download the app from Google Play & App Store
Download the app from Google Play & App Store
Prepp Mobile App