Match the following lists in terms of qualifying symbols for inputs and outputs : Correct codes are : List - I List - II a. 
i. Non-logic connection b. 
ii. Input for digital signals c. 
iii. Logic negation at the input d. 
iv. Active low input
a-iv, b-i, c-ii, d-iii
To solve the problem, we need to match symbols in List I with their corresponding meaning from List II based on their use in digital electronics. Let's go through each option step-by-step:
| List - I Symbol | Explanation | Corresponding List - II Description |
| This symbol is often used to indicate active low input. Active low means the operation occurs when the input is at a low logic level (close to 0 Volts). | iv. Active low input | |
| This symbol is a straightforward representation of a connection that does not alter the logic state, hence is termed as a non-logic connection. | i. Non-logic connection | |
| This symbol is used to denote an input for digital signals, usually indicating where a digital signal should enter a circuitry part. | ii. Input for digital signals | |
| This symbol represents a bubble or circle often used in digital logic to indicate logic negation at the input, signifying inversion. | iii. Logic negation at the input |
Thus, the correct matching of List I to List II is:
- a - iv (Active low input)
- b - i (Non-logic connection)
- c - ii (Input for digital signals)
- d - iii (Logic negation at the input)
The correct answer is: a-iv, b-i, c-ii, d-iii.
Similar Questions
Match the following :
List – I List – II a. 7400 i. Quad-2 input AND gate b. 7402 ii. Quad-2 input OR gate c. 7408 iii. Quad-2 input NAND gate d. 7403 iv. Quad-2 input NOR gate Codes :
If the output of a logic gate is zero when all its inputs are at logic 1. The gate is either
Compute output of following logic gates as combinational circuit.
Important Questions from Logic Gates
Which logical gate is included in a binary adder circuit to enable binary addition and subtraction?
A Circuit that operates in such a way that its output is high only when all its inputs are high
______ is also known as Inverter.
The minimum number of NAND gates required to reduce the expression ((A + B)C) D is:
In which of the following gates, the output is high if and only if all inputs are high?
