All Exams Test series for 1 year @ ₹349 only
Question

The output voltage (Vo) of the converter (IC 9400) is related to the input frequency (Fin) by the equation :

This question was previously asked in
UGC NET 2023 Paper 1 Question Paper (22-Jun-2023) (Shift 2)
The correct answer is

\(V_{o}=V_{ref}\,C_{ref}\,R_{int}\,F_{in}\)

 In frequency-to-voltage mode the 9400 delivers an output proportional to the product of all four quantities — option 1:

\(V_{o}=V_{ref}\,C_{ref}\,R_{int}\,F_{in}\)

How the circuit produces that. Each input cycle causes a fixed packet of charge to be dumped into the integrator:

\(Q=C_{ref}V_{ref}\)

With \(F_{in}\) such packets per second, the average current delivered is

\(I_{avg}=Q\,F_{in}=C_{ref}V_{ref}F_{in}\)

That current flows in the integrating resistor \(R_{int}\), and Ohm's law gives the output directly:

\(V_{o}=I_{avg}R_{int}=V_{ref}C_{ref}R_{int}F_{in}\)

— the charge-balance principle, and the reason the relation is exactly linear in frequency.

A dimensional check confirms it. \(C\) in farads times \(R\) in ohms gives seconds, and seconds times \(F_{in}\) in s−1 is dimensionless, so \(V_{ref}\) multiplied by a dimensionless number is a voltage. Option 2 divides a frequency by a voltage, option 3 leaves seconds in the denominator, and option 4 divides by \(V_{ref}\) — none of them yields volts.

ElementRole
VrefSets the size of each charge packet
CrefThe charge-dispensing capacitor
RintConverts average current to voltage
FinHow often a packet is delivered

The same chip runs the conversion backwards. In V/F mode the input voltage sets the current into the integrator and the output frequency adjusts until the charge balances, giving \(F_{out}=V_{in}/\left(V_{ref}C_{ref}R_{int}\right)\). Charge balance in both directions is why a single device serves as both a V/F and an F/V converter.

Where it is used : an F/V converter turns a tachometer's pulse train into a speed voltage, and the V/F direction gives a cheap, highly linear ADC when the output pulses are simply counted for a fixed gate time — with excellent noise rejection, since counting over an interval averages the input.

Hence, Vo = Vref Cref Rint Fin.

Was this answer helpful?

Similar Questions

  1. Assertion (A) : The most commonly used amplifier in S/H circuit is unity gain NINV amplifier.

    Reason (R) : At the sampling state signal building is not desired.


Important Questions from Data Converters

  1. Using a 10‐bit conversion, the dynamic range available from an input signal sampled for 4 seconds at a sampling rate of 20 kHz is:

  2. Arrange the following components of dual‐slot integrating A/D converter in order of their appearance while moving from input to output stage.

    A. Comparator

    B. Control

    C. Integrator

    D. Counter

    Choose the correct answer from the options given below

  3. The number of comparators in a parallel conversion type 8-bit A to D converter is

  4. Resolution of Analog to Digital Converter ranging from -5V to +5V with 8 Bits coding is

  5. Which one of the following is an element which samples the continuous signal into sequence pulses appearing at regular interval of time?

Need Expert Advice?
Test Series
UGC NET img
Teaching
UGC NET Library and Information Science 2024 - 2025 Mock Test Series
66 Tests 4 Tests Free
791 Attempts
4.4(17)
English, Hindi
More Questions from UGC NET

Start Your Preparation with Prepp Mobile App

Download the app from Google Play & App Store
Download the app from Google Play & App Store
Prepp Mobile App