All Exams Test series for 1 year @ ₹349 only
Question

While designing a system using an 8051 microcontroller, the lower address byte and data are multiplexed on the same lines. Which hardware component is required to hold the lower address byte temporarily for correct memory access?

This question was previously asked in
RRB ALP 2025 CBT 2 Wiremen Question Paper (28-Jul-2026) (Shift 2)
The correct answer is

Latch

To address the problem stated in the question, we need to understand how the 8051 microcontroller handles address and data lines. In the 8051 microcontroller, the lower 8 bits of the address bus (A0-A7) are multiplexed with the data bus (D0-D7). This means both address and data appear on the same lines at different times during the operation.

To correctly access external memory, we require a mechanism to hold the lower address byte stable while the microcontroller fetches the data. This is achieved using a hardware component called a latch. The latch captures and holds the lower address byte when the Address Latch Enable (ALE) signal is active. This way, once the address is latched, the data can be sent through the same lines without confusion.

  1. When ALE is high, the lower address byte is available on lines and is latched into the external latch.
  2. When ALE goes low, data transfer occurs on the same multiplexed lines, but the address remains stable in the latch.
  3. The most commonly used latch in this application is the 74HC573 octal latch.

Now, let's evaluate the given options:

  • Encoder: Encoders are used to convert information from one format to another, mainly used in digital circuits for converting binary data. Encoders do not serve the purpose of holding address lines.
  • Multiplexer: A multiplexer is used to select one of many inputs. It is not used for holding addresses but for selecting inputs based on control signals.
  • Subtractor: A subtractor is an arithmetic operation circuit used to perform subtraction, not for addressing purposes.
  • Latch (Correct Answer): As explained, the latch is used to temporarily hold the lower address byte for correct memory addressing.

Hence, the correct hardware component required to hold the lower address byte temporarily for correct memory access is a latch.

Was this answer helpful?

Similar Questions

  1. In an 8051 microcontroller, during a debugging session, several PUSH instructions are executed, and the stack pointer reaches address 31H. Which memory area is now being used for stack storage?

  2. Which component in a PLC architecture is primarily responsible for executing control instructions and managing logic operations?

  3. If a Profibus-DP network in PLC, at 12 Mbps allows only 100 meters per segment, what is the maximum total network length if three segments are connected with repeaters?

  4. In a PLC STL, the sequence LD I2.0, AND I2.1, ORN I2.2, = Q2.0 is used. If I2.0 is ON, I2.1 is ON, and I2.2 is OFF, what does Q2.0 become?

  5. During an 8051 microcontroller experiment, switches are connected to Port 1. Before reading the switch status, the program writes logic ‘1’ to the port pins. What is the purpose of this operation?

  6. During hardware interfacing using the 8051 microcontroller, why are I/O ports essential?

  7. For pulse generation, the IC used is:

  8. 16-bit registers consist of:

  9. The Size of internal RAM of 8051 Microcontroller is?

  10. How many 16 bit registers are there in 8051?


Important Questions from Microprocessors and Microcontrollers

  1. What is the total external data memory that can be interfaced to the 8051?

  2. Which one of the following is not the feature of 8051?

  3. What is the operation performed by the following assembly language program of 8051?

               CLR        A

                 MOV       R1, # 100H

                 MOV       R7, # 21H

    AGAIN: MOV      @ R1, A

                 INC         R1

                 DJNC      R7, AGAIN

  4. A stepper motor has the following specifications:

    Step angle: 2°

    Steps per revolution: 180

    No. of rotor teeth: 45

    Movement per 4-step sequence: 8°

    The following program will rotate a motor by how many degrees?

              ORG     0000H

                MOV     A, # 66H

                MOV     RO. #32

    BACK: RR        A

                MOV     PI, A

                ACALL  DELAY

                DJNZ    RO, BACK

                END

  5. Arrange the following activities to properly run the TYPE-4 Interrupt in 8086 micro processor:

    (A) Pushes the CS and IP value on stack for next instruction

    (B) Pushes the flag register on the stack

    (C) Reset TF and IF

    (D) Gets the CS value for start of interrupt service procedure

    Choose the correct answer from the options given below:

Need Expert Advice?
Upcoming Exams
RRB NTPC
September 27, 2026
Test Series
RRB ALP img
Railways
RRB ALP 2026 Mock Test series
1035 Tests 1 Tests Free
887 Attempts
4.3(235)
English, Hindi
More Questions from RRB ALP

Start Your Preparation with Prepp Mobile App

Download the app from Google Play & App Store
Download the app from Google Play & App Store
Prepp Mobile App