All Exams Test series for 1 year @ ₹349 only
Question

In a PLC STL, the sequence LD I2.0, AND I2.1, ORN I2.2, = Q2.0 is used. If I2.0 is ON, I2.1 is ON, and I2.2 is OFF, what does Q2.0 become?

This question was previously asked in
RRB ALP 2025 CBT 2 Wiremen Question Paper (28-Jul-2026) (Shift 2)
The correct answer is

Q2.0 will be ON

The given instruction sequence in PLC STL (Structured Text Language) is analyzed as follows:

  1. LD I2.0: Load the status of input I2.0 into the accumulator. In this case, since I2.0 is ON, the accumulator will be TRUE.
  2. AND I2.1: Perform a logical AND operation between the current value in the accumulator (which is TRUE) and input I2.1. Since I2.1 is also ON, the result of TRUE AND TRUE is TRUE. The accumulator remains TRUE.
  3. ORN I2.2: Perform a logical OR NOT operation with input I2.2. Since I2.2 is OFF, NOT I2.2 becomes TRUE. Thus, the result of TRUE OR TRUE is TRUE. The accumulator remains TRUE.
  4. = Q2.0: Assign the result in the accumulator (which is TRUE) to output Q2.0. Hence, Q2.0 will be ON.

Hence, based on the logic operations performed, the correct answer is:

Q2.0 will be ON.

Was this answer helpful?

Similar Questions

  1. How many 16 bit registers are there in 8051?

  2. The size of internal RAM of 8051 Microcontroller is _______.

  3. In 8051, Pin number 30 is used:

  4. How many counter/timer does the 8051 microcontroller have?

  5. 16-bit registers consist of:

  6. What is the internal general purpose memory of 8051 micro controller?

  7. The Size of internal RAM of 8051 Microcontroller is?

  8. For pulse generation, the IC used is:

  9. While designing a system using an 8051 microcontroller, the lower address byte and data are multiplexed on the same lines. Which hardware component is required to hold the lower address byte temporarily for correct memory access?

  10. In an 8051 microcontroller, during a debugging session, several PUSH instructions are executed, and the stack pointer reaches address 31H. Which memory area is now being used for stack storage?


Important Questions from Microprocessors and Microcontrollers

  1. Cycle stealing mode of DMA operation involves

  2. The period of machine cycle of an 8051 system with crystal frequency 16 MHz is

  3. Which of the following instructions will move the contents of register 3 to the accumulator ?

  4. In 8086, which instruction at the end of a sub-routine takes the execution back to the main program?

  5. Which one of the following is not the feature of 8051?

Need Expert Advice?
Upcoming Exams
RRB NTPC
September 27, 2026
Test Series
RRB ALP img
Railways
RRB ALP 2026 Mock Test series
1035 Tests 1 Tests Free
893 Attempts
4.3(235)
English, Hindi

Start Your Preparation with Prepp Mobile App

Download the app from Google Play & App Store
Download the app from Google Play & App Store
Prepp Mobile App