All Exams Test series for 1 year @ ₹349 only
Question

Which is not related to the counter circuit design?

This question was previously asked in
RRB ALP 2018 CBT 2 Fitter Question Paper (21-Jan-2019) (Shift 3)
The correct answer is

Erlang's table

Karnaugh Map is used to simplify Boolean algebra expressions.

  • It is a graphical technique for simplifying Boolean expressions.
  • It is also known as K-map.

An excitation table is a tabular representation of the inputs and outputs of a digital logic circuit, typically used for designing sequential logic circuits, such as flip-flops or latches.

  • It shows the relationship between the current state and the next state of the circuit, based on the inputs and current state.

A state table, also known as a state transition table or state diagram, is a representation of the different states and transitions of a digital system or circuit.

  • A state table typically consists of two main parts: the current state and the next state.
  • The current state represents the current state of the system, while the next state represents the state that the system transitions to based on the input conditions.
Was this answer helpful?

Important Questions from Counter

  1. Which of the following is not capable of storing binary data?

  2. A MOD 2 and a MOD 5 up-counter when cascaded together results in a MOD ______ counter. (in integer)

  3. A counter is constructed with three D flip-flops. The input-output pairs are named (D0, Q0), (D1, Q1), and (D2, Q2), where the subscript 0 denotes the least significant bit. The output sequence is desired to be the Gray-code sequence 000, 001, 011, 010, 110, 111, 101, and 100, repeating periodically. Note that the bits are listed in the Q2 Q1 Q0 format. The combinational logic expression for D1 is

  4. A 16-bit synchronous binary up-counter is clocked with a frequency fCLK. The two most significant bits are OR-ed together to form an output Y. Measurements show that Y is periodic, and the duration for which Y remains high in each period is 24 ms. The clock frequency fCLK is ______ MHz. (Round off 2 decimal places.)

  5. A modulus 10 counter must have

Need Expert Advice?
Upcoming Exams
RRB NTPC
September 27, 2026
Test Series
RRB ALP img
Railways
RRB ALP 2026 Mock Test series
1035 Tests 1 Tests Free
886 Attempts
4.3(235)
English, Hindi
More Questions from RRB ALP

Start Your Preparation with Prepp Mobile App

Download the app from Google Play & App Store
Download the app from Google Play & App Store
Prepp Mobile App