In a paged memory management algorithm, the hit ratio is 70%. If it takes 30 nanoseconds to search Translation Look-aside Buffer (TLB) and 100 nanoseconds (ns) to access memory, the effective memory access time is
160 ns
On a TLB hit, the time is TLB search plus one memory access; on a miss, it is TLB search plus two memory accesses (page table, then data).
\(\text{Hit time} = 30 + 100 = 130 \text{ ns}\), \(\text{Miss time} = 30 + 100 + 100 = 230 \text{ ns}\)
\(EMAT = 0.7 \times 130 + 0.3 \times 230 = 91 + 69 = 160 \text{ ns}\)
Check: 160 ns lies between the hit time 130 ns and the miss time 230 ns, closer to the hit time since hits are more frequent.
Hence, 160 ns.
Similar Questions
In a distributed computing environment, distributed shared memory is used which is
Function of memory management unit is :
Match the following with respect to various memory management algorithms :
List - I List - II (a) Demand paging (i) degree of multiprogramming (b) Segmentation (ii) working set (c) Dynamic partitions (iii) supports user view of memory (d) Fixed partitions (iv) compaction Codes :
What is the most appropriate function of Memory Management Unit (MMU) ?
In the context of Binding which one of the following is incorrect?
Match List - I with List - II.
List - I (operating system concepts) List - II (characteristics) (A) Paging (I) Evicts least recently used process (B) LRU (Least Recently Used) (II) Extends physical memory (C) C-SCAN (III) Logical to physical mapping (D) Virtual Memory (IV) Circular disk access Choose the correct answer from the options given below :
In a paging system, it takes 30 ns to search translation Look-a-side Buffer (TLB) and 90 ns to access the main memory. If the TLB hit ratio is 70%, the effective memory access time is :
Which of the following statement(s) regarding a linker software is/are true ?
I. A function of a linker is to combine several object modules into a single load module.
II A function of a linker is to replace absolute references in an object module by symbolic references to locations in other modules.
A memory management system has 64 pages with 512 bytes page size. Physical memory consists of 32 page frames. Number of bits required in logical and physical address are respectively :
A specific editor has 200 K of program text, 15 K of initial stack, 50 K of initialized data, and 70 K of bootstrap code. If five editors are started simultaneously, how much physical memory is needed if shared text is used ?
Important Questions from Memory Management
Computational circuitry in a CPU is referred to as the ____________
Given below are two statements, one is labelled as Assertion A and the other is labelled as Reason R
Assertion A: Major advantage of DRAM is that the capacitor cell never loses its charge and hence there is no need to refresh periodically.
Reason R: When DRAM is being refreshed, the data cannot be accessed.
In light of the above statements, choose the correct answer from the options given below
The data transfer rate of a modem is measured in
In the year 1993, _________ introduced the first microcontroller using flash memory.
Scratch pad memory is __________
