All Exams Test series for 1 year @ ₹349 only
Question

During the Instruction Cycle, which specific register holds the instruction that is currently being decoded and executed by the CPU?

This question was previously asked in
SSC CGL 2025 Tier 1 Question Paper (25-Sep-2025) (Shift 3)
The correct answer is

Instruction Register (IR)

Every instruction cycle in a CPU has distinct phases — fetch, decode and execute — and the processor needs a dedicated place to hold the current instruction while the control unit works on it.

The Instruction Register (IR) is that place: once an instruction is fetched from memory, it is loaded into the IR so that the control unit can decode its opcode and drive its execution.

The instruction stays in the IR throughout decoding and execution, which is why it is the register that "holds the instruction currently being decoded and executed".

The Memory Address Register (MAR) only holds the memory address that is being read from or written to, not the instruction word itself.

The Program Counter (PC) holds the address of the next instruction to be fetched, so it points ahead rather than holding the instruction being executed now.

The Accumulator (AC) stores intermediate data — the operands and results of arithmetic and logic operations — not the instruction code.

Since the register that retains the instruction during decode and execute is the IR, the correct answer is the Instruction Register (IR).

Was this answer helpful?

Similar Questions

  1. What is the primary architectural advantage of a Microprogrammed Control Unit over a Hardwired one?

  2. What is the primary architectural advantage of a Microprogrammed Control Unit over a Hardwired one?


Important Questions from Microprocessors

  1. What are the XTAL 1 and XTAL 2 pins numbers for 8051?

  2. Register which is used to store values of arithmetic and logical operations is termed:

  3. How many bytes of bit addressable memory is present in 8051 based microcontrollers?

  4. A single instruction to clear the lower four bits of the accumulator in 8085 assembly language is-

  5. In Microprocessor 8085 Address/Data buffer is a/an _______ buffer.

Need Expert Advice?
Test Series
SSC CGL img
SSC
SSC CGL (Tier I + Tier II) 2026 Mock Test Series - Latest Pattern
1872 Tests 6 Tests Free
2660 Attempts
4.2(892)
English, Hindi

Start Your Preparation with Prepp Mobile App

Download the app from Google Play & App Store
Download the app from Google Play & App Store
Prepp Mobile App