Question
Match List - I with List - II.Choose the correct answer from the options given below :List - I
(Addressing Modes)List - II
(Instruction)A. Immediate Addressing I. LDAX B B. Register Addressing II. OUT 01H C. Direct Addressing III. MVI B, 37H D. Indirect Addressing IV. MOV A, B
This question was previously asked in
CUET PG 2026 Agri-Business Management Question Paper (25-Mar-2026) (Shift 2)
The correct answer is
A-III, B-IV, C-II, D-I
This question requires matching the addressing modes listed in List - I with the corresponding instructions from List - II.
Understanding Addressing Modes (List - I)
- A. Immediate Addressing: The operand (data) is directly included within the instruction itself.
- B. Register Addressing: The operand is located in one of the CPU's registers.
- C. Direct Addressing: The instruction contains the actual memory address or I/O port address of the operand.
- D. Indirect Addressing: The instruction specifies a register or memory location that holds the address of the operand.
Analyzing Instructions (List - II)
- I. LDAX B: Loads the Accumulator (A) from memory. The memory address is specified by the BC register pair. This is Indirect Addressing.
- II. OUT 01H: Outputs data to the I/O port with address 01H. The port address 01H is specified directly in the instruction, making it Direct Addressing (for I/O).
- III. MVI B, 37H: Moves the immediate data 37H into register B. 37H is part of the instruction, hence Immediate Addressing.
- IV. MOV A, B: Moves data from register B to register A. Both operands are registers, indicating Register Addressing.
Matching Addressing Modes to Instructions
Based on the analysis above, we can establish the following matches:
- A. Immediate Addressing corresponds to III. MVI B, 37H.
- B. Register Addressing corresponds to IV. MOV A, B.
- C. Direct Addressing corresponds to II. OUT 01H (Directly addressing the I/O port).
- D. Indirect Addressing corresponds to I. LDAX B (Using BC pair as pointer).
Final Matching Summary
| List - I (Addressing Mode) | List - II (Instruction) | Match |
| A. Immediate Addressing | III. MVI B, 37H | A - III |
| B. Register Addressing | IV. MOV A, B | B - IV |
| C. Direct Addressing | II. OUT 01H | C - II |
| D. Indirect Addressing | I. LDAX B | D - I |
The correct combination is A-III, B-IV, C-II, D-I. This corresponds to Option 3 provided in the question choices.
Was this answer helpful?
Similar Questions
- If 8085 microprocessor adds 87H and 79H, then :
- The content of register (B) and register (C) of 8085 microprocessor are 0AH and 0BH. It is desired to multiply the content of register B and register C and store the results in accumulator. A part of 8085 program for this purpose is given as :
MVI A, 00H
LOOP ; _ _ _ _ _
_ _ _ _ _ _ _ _ _
_ _ _ _ _ _ _ _ _
HLT END
A sequence of instructions to complete the program would be : - The sequence of steps performed by microprocessor to fetch the data byte from memory :
A. The byte is placed in the instruction decoder of the microprocessor.
B. The byte from the memory location is placed on data bus.
C. The control unit sends the control signal $\overline{\text{RD}}$ to enable the memory chip.
D. The microprocessor places the 16-bit memory address from program counter on the address bus.
Choose the correct answer from the options given below : - Sequence of steps in 8085 microprocessor interrupt execution :
A. Interrupt acknowledged
B. Program counter content saved
C. Control transfered to ISR
D. Interrupt vector is read
Choose the correct answer from the options given below : - Consider the following statements regarding the 8085 microprocessor :
A. The 8085 is an 8-bit microprocessor.
B. It has a 16-bit address bus, allowing it to access 64 KB of memory.
C. It has 40 pins.
D. It uses a multiplexed address/data bus.
Choose the correct answer from the options given below : - In 8085 microprocessor, which of the following are 2-byte instructions ?
A. MOV C, A
B. MVI A, 32H
C. LDA 2050H
D. JMP 2085H
E. ADD B
Choose the correct answer from the options given below : - Match List - I with List - II.
List - I List - II (Memory) (Characteristic) A. ROM I. Volatile, Fast, Expensive B. EPROM II. UV erasable C. EEPROM III. Electrically erasable D. SRAM IV. Non-Volatile, permanent data
Choose the correct answer from the options given below : - Match List - I with List - II.
List - I List - II (Bus/Logic) (Function/Characteristic) A. Address bus I. Carries read/write signals, timing signals, and interrupt signals B. Data bus II. A three-state output that can be high, low, or high-impedance C. Control bus III. Unidirectional lines used by CPU to point to a memory location or I/O device D. Tristate logic IV. Bidirectional lines used for transferring data between the CPU and memory
Choose the correct answer from the options given below : - The most fundamental physical principle that allows light to be transmitted along the optical fiber without significant loss :
- The energy-momentum (E-K) relationship in a crystalline solid is usually obtained by solving :
Important Questions from Miscellaneous
- Which of the following scheduler/schedulers is/are also called CPU scheduler ?
(A). Short Term Scheduler
(B). Long Term Scheduler
(C). Medium Term Scheduler
(D). Asymmetric Scheduler
Choose the correct answer from the options given below: - A situation where two or more processes are blocked, waiting for resources held by each other is called:
- External fragmentation occurs ________.
- Which disk scheduling algorithm looks for the track closest to the current head position?
- Which CPU scheduling algorithm prefers the process with the shortest burst time?
Need Expert Advice?
Upcoming Exams
GATE
February 06, 2027
Test Series
CUET
CUET PG Psychology (HUQP20) 2026 Mock Test Series
10 Tests
753 Attempts
3.7(14)
English
More Questions from CUET PG
