Question
Which of the following input conditions of an RS flip flop will result in an SET condition at the output?
The correct answer is
R= 0, S=1
RS Flip Flop SET Condition Inputs
An RS flip-flop is a fundamental sequential logic circuit. Its output state depends on the values of its Set (S) and Reset (R) inputs.
The goal is to find the input condition that results in a SET condition, meaning the output Q becomes HIGH (logic 1).
RS Flip Flop State Table
| R Input | S Input | Next State (Q) | State Description |
|---|---|---|---|
| $0$ | $0$ | No Change | Hold |
| $1$ | $0$ | $0$ | Reset |
| $0$ | $1$ | $1$ | Set |
| $1$ | $1$ | Invalid | Forbidden |
Identifying the SET Condition
- R=0, S=0: The flip-flop remains in its current state (Hold).
- R=1, S=0: The flip-flop is Reset, setting the output Q to $0$.
- R=0, S=1: The flip-flop is Set, forcing the output Q to $1$. This is the desired SET condition.
- R=1, S=1: This is an invalid or forbidden state where both inputs are asserted, leading to unpredictable output.
Therefore, the input condition R=0 and S=1 results in the SET condition at the output.
Was this answer helpful?
Important Questions from Flip Flops and Counters
Race around condition can be removed by using the combination of:
A JK flip flop with J = K = 1 has a 100 kHz clock input. The Q output is
A ring counter with 5 flip-flops will have:
A 4 bit counter is used to count form 0, 1, 2 …. n. Value of ‘n’ is
Counter design can be implemented by:
Need Expert Advice?
