All Exams Test series for 1 year @ ₹349 only
Question

In a JK flip flop, if J = K, then resulting flip flop is ______.

The correct answer is

T

Understanding JK Flip-Flop with J=K Condition

A JK flip-flop is a versatile sequential logic device. It has two inputs, J and K, a clock input, and two outputs, Q and $\overline{Q}$. The state of the flip-flop changes based on the inputs J, K, and the clock signal. Let's first look at the standard behavior of a JK flip-flop.

Standard JK Flip-Flop Operation

The operation of a JK flip-flop can be summarized using its truth table:

Clock J K Q(t+1) Comment
0 0 Q(t) No Change (Hold)
0 1 0 Reset
1 0 1 Set
1 1 $\overline{Q(t)}$ Toggle

Here, Q(t) is the current state and Q(t+1) is the next state after the clock pulse.

Analyzing the J = K Condition

The question asks about the resulting flip-flop when the inputs J and K are tied together, meaning J = K. Let's see how the JK flip-flop behaves under this specific condition by looking at the rows in the truth table where J and K have the same value:

  • When J = 0 and K = 0: According to the standard JK truth table, if J=0 and K=0, the next state Q(t+1) is Q(t). This means the state holds or remains unchanged.
  • When J = 1 and K = 1: According to the standard JK truth table, if J=1 and K=1, the next state Q(t+1) is $\overline{Q(t)}$. This means the state toggles (flips from 0 to 1 or 1 to 0).

So, when J and K are connected together (J = K), the input can only be either 0 (when J=K=0) or 1 (when J=K=1). Let's call this combined input 'T'. The behavior becomes:

  • If T = 0 (because J=K=0), the next state Q(t+1) is Q(t).
  • If T = 1 (because J=K=1), the next state Q(t+1) is $\overline{Q(t)}$.

Comparing with Standard Flip-Flop Types

Let's compare this behavior to the standard types of flip-flops provided in the options:

  • D flip-flop: The next state of a D flip-flop is simply the value of the D input (Q(t+1) = D). This is different from our observed behavior.
  • SR flip-flop: An SR flip-flop has Set (S=1, R=0), Reset (S=0, R=1), Hold (S=0, R=0), and an invalid state (S=1, R=1) or race condition depending on implementation. This doesn't match our observed behavior where the S=R=1 case results in toggling.
  • Clocked SR flip-flop: This is similar to an SR flip-flop but is synchronous with a clock. The fundamental behavior for S=1, R=1 is still typically problematic or results in a race.
  • T flip-flop: A T (Toggle) flip-flop has a single input T. Its behavior is defined as:
    • If T = 0, the next state Q(t+1) is Q(t) (Hold).
    • If T = 1, the next state Q(t+1) is $\overline{Q(t)}$ (Toggle).
    This is exactly the behavior we observed when J and K are tied together in a JK flip-flop.

Conclusion

By connecting the J and K inputs of a JK flip-flop together (J=K), the resulting circuit behaves exactly like a T (Toggle) flip-flop. The single input 'T' for the resulting flip-flop is equivalent to the connected J and K inputs of the original JK flip-flop.

Therefore, if J = K in a JK flip flop, the resulting flip flop is a T flip-flop.

Revision Table: Flip-Flop Types

Flip-Flop Type Inputs Next State (Q(t+1)) Key Behavior
SR S, R Defined for SR <> 11 Set (S=1, R=0), Reset (S=0, R=1), Hold (S=0, R=0)
D D D Data Latch/Buffer
JK J, K Q(t) (J=0, K=0)
0 (J=0, K=1)
1 (J=1, K=0)
$\overline{Q(t)}$ (J=1, K=1)
Hold, Reset, Set, Toggle
T T Q(t) (T=0)
$\overline{Q(t)}$ (T=1)
Hold, Toggle

Additional Information on Digital Flip-Flops

Flip-flops are fundamental building blocks of sequential logic circuits, essential for memory and state-holding applications in digital systems. They are synchronous devices, meaning their state changes only occur at specific points triggered by a clock signal.

  • Synchronous vs. Asynchronous: Flip-flops are typically synchronous (clocked), while latches are often asynchronous. Synchronous operation is crucial for reliable timing in complex digital systems.
  • Master-Slave Configuration: To avoid race-around conditions, especially in JK flip-flops with the J=K=1 (toggle) input, flip-flops are often constructed using a master-slave configuration or edge triggering.
  • Applications: Flip-flops are used in registers, counters, memory units (like SRAM), and state machines.
  • Characteristic Equations: Each flip-flop type can be described by a characteristic equation relating the next state Q(t+1) to the current state Q(t) and inputs.
    • JK: Q(t+1) = J$\overline{Q(t)}$ + $\overline{K}$Q(t)
    • T: Q(t+1) = T$\overline{Q(t)}$ + $\overline{T}$Q(t) = T ⊕ Q(t) (Exclusive OR)
    Notice that if we set J=K=T in the JK equation: Q(t+1) = T$\overline{Q(t)}$ + $\overline{T}$Q(t), which is the T flip-flop equation.
Was this answer helpful?

Important Questions from Flip-Flop

  1. What type of Flip Flop is used in Counters?

  2. What is the characteristic of a master-slave flip-flop?

  3. The basic building block of sequential logic circuit is-

  4. A single flip-flop is a modulo __________ counter.

  5. For a JK Flip‐flop

    A. When J = 0, K = 1, Q n+1 = 0

    B. When J = 1, K = 1, Q n+1 = 1

    C. When J = 1, K = 1, Q n+1 =\(\rm \overline{Q_n}\)

    D. When J = 1, K = 0, Q n+1 = 1

    E. When J = 1, K = 0, Q n+1 = 0

    Choose the correct answer from the options given below:

Need Expert Advice?

Start Your Preparation with Prepp Mobile App

Download the app from Google Play & App Store
Download the app from Google Play & App Store
Prepp Mobile App